## FEATURES

## 2-channel, 256-position

End-to-end resistance: 2.5 k $\Omega, 10 \mathrm{k} \Omega, 50 \mathrm{k} \Omega$, and $100 \mathrm{k} \Omega$
Compact MSOP-10 ( $3 \mathrm{~mm} \times 4.9 \mathrm{~mm}$ ) package
Fast settling time: $\mathrm{t}_{\mathrm{s}}=5 \boldsymbol{\mu}$ typ on power-up
Full read/write of wiper register
Power-on preset to midscale
Extra package address decode pins AD0 and AD1 (AD5248 only)
Computer software replaces $\mu \mathrm{C}$ in factory programming applications
Single supply: 2.7 V to 5.5 V
Low temperature coefficient: $35 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$
Low power: $I_{D D}=6 \mu A$ max
Wide operating temperature: $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Evaluation board available

## APPLICATIONS

## Systems calibrations

## Electronics level settings

Mechanical Trimmers ${ }^{\ominus}$ replacement in new designs
Permanent factory PCB setting
Transducer adjustment of pressure, temperature, position, chemical, and optical sensors
RF amplifier biasing
Automotive electronics adjustment
Gain control and offset adjustment

## GENERAL DESCRIPTION

The AD5243 and AD5248 provide a compact $3 \mathrm{~mm} \times 4.9 \mathrm{~mm}$ packaged solution for dual 256-position adjustment applications. These devices perform the same electronic adjustment function as a 3-terminal mechanical potentiometer (AD5243) or a 2-terminal variable resistor (AD5248). Available in four different end-to-end resistance values ( $2.5 \mathrm{k} \Omega, 10 \mathrm{k} \Omega, 50 \mathrm{k} \Omega$, and $100 \mathrm{k} \Omega$ ), these low temperature coefficient devices are ideal for high accuracy and stability variable resistance adjustments. The wiper settings are controllable through the $\mathrm{I}^{2} \mathrm{C}$ compatible digital interface. The AD5248 has extra package address decode pins AD0 and AD1, allowing multiple parts to share the same $I^{2} \mathrm{C} 2$-wire bus on a PCB. The resistance between the wiper and either endpoint of the fixed resistor varies linearly with respect to the digital code transferred into the RDAC latch. ${ }^{1}$

## Rev. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

## FUNCTIONAL BLOCK DIAGRAMS



Figure 1. AD5243


Figure 2. AD5248

Operating from a 2.7 V to 5.5 V power supply and consuming less than $6 \mu \mathrm{~A}$ allows for usage in portable battery-operated applications.

For applications that program the AD5243/AD5258 at the factory, Analog Devices offers device programming software running on Windows ${ }^{\circledR}$ NT/2000/XP operating systems. This software effectively replaces any external $\mathrm{I}^{2} \mathrm{C}$ controllers, which in turn enhances users' systems time-to-market. An AD5243/ AD5248 evaluation kit and software are available. The kit includes a cable and instruction manual.

[^0]
## AD5243/AD5248

## TABLE OF CONTENTS

Electrical Characteristics- $2.5 \mathrm{k} \Omega$ Version 3
Electrical Characteristics- $10 \mathrm{k} \Omega, 50 \mathrm{k} \Omega, 100 \mathrm{k} \Omega$ Versions . ..... 4
Timing Characteristics-All Versions ..... 5
Absolute Maximum Ratings ..... 6
ESD Caution .....  6
Pin Configurations and Function Descriptions .....  7
Typical Performance Characteristics .....  8
Test Circuits ..... 12
Theory of Operation ..... 13
Programming the Variable Resistor and Voltage ..... 13
Programming the Potentiometer Divider ..... 14
ESD Protection ..... 14
Terminal Voltage Operating Range ..... 14
Power-Up Sequence ..... 14
Layout and Power Supply Bypassing ..... 14
Constant Bias to Retain Resistance Setting. ..... 15
Evaluation Board ..... 15
$I^{2} \mathrm{C}$ Interface ..... 16
$I^{2} \mathrm{C}$ Compatible 2-Wire Serial Bus ..... 16
Outline Dimensions ..... 19
Ordering Guide ..... 19

## REVISION HISTORY

Revision 0: Initial Version

## ELECTRICAL CHARACTERISTICS— $2.5 \mathrm{k} \Omega$ VERSION

$\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%$, or $3 \mathrm{~V} \pm 10 \% ; \mathrm{V}_{\mathrm{A}}=+\mathrm{V}_{\mathrm{DD}} ; \mathrm{V}_{\mathrm{B}}=0 \mathrm{~V} ;-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+125^{\circ} \mathrm{C}$; unless otherwise noted.
Table 1.

| Parameter | Symbol | Conditions | Min | Typ ${ }^{1}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC CHARACTERISTICS—RHEOSTAT MOD <br> Resistor Differential Nonlinearity ${ }^{2}$ <br> Resistor Integral Nonlinearity ${ }^{2}$ Nominal Resistor Tolerance ${ }^{3}$ Resistance Temperature Coefficient Rwb (Wiper Resistance) | R-DNL <br> R-INL <br> $\Delta R_{A B}$ <br> $\left(\Delta R_{A B} / R_{A B}\right) / \Delta T$ <br> Rwi | Rwb, $V_{A}=$ no connect <br> Rwb, $\mathrm{V}_{\mathrm{A}}=$ no connect <br> $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ <br> $\mathrm{V}_{\mathrm{AB}}=\mathrm{V}_{\mathrm{DD}}$, wiper $=$ no connect <br> Code $=0 \times 00, V_{D D}=5 \mathrm{~V}$ | $\begin{aligned} & -2 \\ & -6 \\ & -20 \end{aligned}$ | $\begin{aligned} & \pm 0.1 \\ & \pm 0.75 \\ & \\ & 35 \\ & 160 \end{aligned}$ | $\begin{aligned} & +2 \\ & +6 \\ & +55 \\ & \\ & 200 \end{aligned}$ | $\begin{aligned} & \text { LSB } \\ & \text { LSB } \\ & \% \\ & \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ & \Omega \end{aligned}$ |
| DC CHARACTERISTICS—POTENTIOMET <br> Differential Nonlinearity ${ }^{4}$ <br> Integral Nonlinearity <br> Voltage Divider Temperature Coefficient <br> Full-Scale Error <br> Zero-Scale Error | DIVIDER MOD <br> DNL <br> INL <br> $\left(\Delta \mathrm{V}_{\mathrm{w}} / \mathrm{V}_{\mathrm{w}}\right) / \Delta \mathrm{T}$ <br> VWFSE <br> V WZSE | Specifications Apply to All VRs) $\begin{aligned} & \text { Code }=0 \times 80 \\ & \text { Code }=0 \times F F \\ & \text { Code }=0 \times 00 \end{aligned}$ | $\begin{aligned} & -1.5 \\ & -2 \\ & -10 \\ & 0 \end{aligned}$ | $\begin{aligned} & \pm 0.1 \\ & \pm 0.6 \\ & 15 \\ & \\ & -2.5 \\ & 2 \\ & \hline \end{aligned}$ | $\begin{aligned} & +1.5 \\ & +2 \\ & 0 \\ & 10 \end{aligned}$ | LSB ppm $/{ }^{\circ} \mathrm{C}$ LSB LSB |
| RESISTOR TERMINALS <br> Voltage Range ${ }^{5}$ <br> Capacitance ${ }^{6}$ A, B <br> Capacitance ${ }^{6}$ W <br> Shutdown Supply Current ${ }^{7}$ <br> Common-Mode Leakage | $\begin{aligned} & \mathrm{V}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{B}}, \mathrm{~V}_{\mathrm{W}} \\ & \mathrm{C}_{\mathrm{A}}, \mathrm{C}_{\mathrm{B}} \\ & \mathrm{C}_{\mathrm{W}} \\ & \mathrm{I}_{\mathrm{A}_{2} \mathrm{SD}} \\ & \mathrm{I}_{\mathrm{CM}} \end{aligned}$ | $\begin{aligned} & f=1 \mathrm{MHz} \text {, measured to } G N D, \text { Code }=0 \times 80 \\ & f=1 \mathrm{MHz} \text {, measured to } G N D, \text { Code }=0 \times 80 \\ & V_{D D}=5.5 \mathrm{~V} \\ & V_{A}=V_{B}=V_{D D} / 2 \end{aligned}$ | GND | 45 <br> 60 <br> 0.01 <br> 1 | $V_{\text {DD }}$ | V <br> pF <br> pF <br> $\mu \mathrm{A}$ <br> nA |
| DIGITAL INPUTS AND OUTPUTS <br> Input Logic High <br> Input Logic Low <br> Input Logic High <br> Input Logic Low <br> Input Current <br> Input Capacitance ${ }^{6}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{HH}} \\ & \mathrm{~V}_{\mathrm{IL}} \\ & \mathrm{~V}_{\mathrm{HH}} \\ & \mathrm{~V}_{\mathrm{LL}} \\ & \mathrm{IILL}^{2} \\ & \mathrm{C}_{\mathrm{L}} \end{aligned}$ | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=3 \mathrm{~V} \\ & V_{D D}=3 \mathrm{~V} \\ & V_{I N}=0 \mathrm{~V} \text { or } 5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 2.4 \\ & 2.1 \end{aligned}$ | 5 | $\begin{aligned} & 0.8 \\ & 0.6 \\ & \pm 1 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mu \mathrm{~A} \\ & \mathrm{pF} \end{aligned}$ |
| POWER SUPPLIES <br> Power Supply Range <br> Supply Current <br> Power Dissipation ${ }^{8}$ <br> Power Supply Sensitivity | VDdrange <br> ldo <br> PDISS <br> PSS | $\begin{aligned} & \mathrm{V}_{\mathrm{H}}=5 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IH}}=5 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%, \text { Code }=\text { midscale } \end{aligned}$ | 2.7 | $3.5$ $\pm 0.02$ | $\begin{aligned} & 5.5 \\ & 6 \\ & 30 \\ & \pm 0.08 \end{aligned}$ | V <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{W}$ <br> \%/\% |
| DYNAMIC CHARACTERISTICS ${ }^{9}$ <br> Bandwidth -3 dB <br> Total Harmonic Distortion <br> Vw Settling Time <br> Resistor Noise Voltage Density | $\begin{aligned} & \text { BW_2.5 K } \\ & \text { THD } \\ & \text { ts }_{\text {s }} \\ & \text { en_wb }^{\text {N }} \end{aligned}$ | $\begin{aligned} & \text { Code }=0 \times 80 \\ & V_{A}=1 \mathrm{Vrms}, \mathrm{~V}_{\mathrm{B}}=0 \mathrm{~V}, \mathrm{f}=1 \mathrm{kHz} \\ & \mathrm{~V}_{\mathrm{A}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{B}}=0 \mathrm{~V}, \pm 1 \mathrm{LSB} \text { error band } \\ & \mathrm{R}_{\mathrm{WB}}=1.25 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{S}}=0 \end{aligned}$ |  | $\begin{aligned} & 4.8 \\ & 0.1 \\ & 1 \\ & 3.2 \end{aligned}$ |  | MHz <br> \% <br> $\mu \mathrm{s}$ <br> $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ |

## AD5243/AD5248

## ELECTRICAL CHARACTERISTICS—10 k $\Omega, 50 \mathrm{k} \Omega, 100 \mathrm{k} \Omega$ VERSIONS

$\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%$, or $3 \mathrm{~V} \pm 10 \% ; \mathrm{V}_{\mathrm{A}}=\mathrm{V}_{\mathrm{DD}} ; \mathrm{V}_{\mathrm{B}}=0 \mathrm{~V} ;-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<125^{\circ} \mathrm{C}$; unless otherwise noted.
Table 2.

| Parameter | Symbol | Conditions | Min | Typ ${ }^{1}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC CHARACTERISTICS—RHEOSTAT MODE |  |  |  |  |  |  |
| Resistor Differential Nonlinearity ${ }^{2}$ | R-DNL | Rwb, $\mathrm{V}_{\mathrm{A}}=$ no connect | -1 | $\pm 0.1$ | +1 | LSB |
| Resistor Integral Nonlinearity ${ }^{2}$ | R-INL | Rwb, $\mathrm{V}_{\mathrm{A}}=$ no connect | -2.5 | $\pm 0.25$ | +2.5 | LSB |
| Nominal Resistor Tolerance ${ }^{3}$ | $\Delta \mathrm{R}_{\text {AB }}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | -20 |  | +20 |  |
| Resistance Temperature Coefficient | $\left(\Delta R_{A B} / R_{\text {AB }}\right) / \Delta T$ | $\mathrm{V}_{\mathrm{AB}}=\mathrm{V}_{\mathrm{DD}}$, wiper $=$ no connect |  | 35 |  | ppm $/{ }^{\circ} \mathrm{C}$ |
| Rwi (Wiper Resistance) | Rwb | Code $=0 \times 00, ~ V_{\text {DD }}=5 \mathrm{~V}$ |  | 160 | 200 | $\Omega$ |
| DC CHARACTERISTICS—POTENTIOMETER DIVIDER MODE (Specifications Apply to All VRs) |  |  |  |  |  |  |
| Differential Nonlinearity ${ }^{4}$ | DNL |  | -1 | $\pm 0.1$ | +1 | LSB |
| Integral Nonlinearity ${ }^{4}$ | INL |  | -1 | $\pm 0.3$ | +1 | LSB |
| Voltage Divider Temperature Coefficient | $\left(\Delta \mathrm{V}_{\mathrm{w}} / \mathrm{V}_{\mathrm{w}}\right) / \Delta \mathrm{T}$ | Code $=0 \times 80$ |  | 15 |  | ppm/ ${ }^{\circ} \mathrm{C}$ |
| Full-Scale Error | $V_{\text {wFSE }}$ | Code $=0 x F F$ | -2.5 | -1 | 0 | LSB |
| Zero-Scale Error | $V_{\text {wZSE }}$ | Code $=0 \times 00$ | 0 | 1 | 2.5 | LSB |
| RESISTOR TERMINALS |  |  |  |  |  |  |
| Voltage Range ${ }^{5}$ | $\mathrm{V}_{\mathrm{A}}, \mathrm{V}_{\mathrm{B}}, \mathrm{V}_{\mathrm{W}}$ |  | GND |  | $V_{D D}$ | V |
| Capacitance ${ }^{6}$ A, B | $\mathrm{C}_{\text {A }}, \mathrm{C}_{\mathrm{B}}$ | $\mathrm{f}=1 \mathrm{MHz}$, measured to GND, Code $=0 \times 80$ |  | 45 |  | pF |
| Capacitance ${ }^{6}$ W | $\mathrm{C}_{\text {w }}$ | $\mathrm{f}=1 \mathrm{MHz}$, measured to GND, Code $=0 \times 80$ |  | 60 |  | pF |
| Shutdown Supply Current ${ }^{7}$ | $\mathrm{I}_{\text {A_S }}$ | $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}$ |  | 0.01 | 1 | $\mu \mathrm{A}$ |
| Common-Mode Leakage | Icm | $\mathrm{V}_{\mathrm{A}}=\mathrm{V}_{\mathrm{B}}=\mathrm{V}_{\mathrm{DD}} / 2$ |  | 1 |  | nA |
| DIGITAL INPUTS AND OUTPUTS |  |  |  |  |  |  |
| Input Logic High | $\mathrm{V}_{\text {IH }}$ | $V_{\text {DD }}=5 \mathrm{~V}$ | 2.4 |  |  | V |
| Input Logic Low | $V_{\text {IL }}$ | $V_{D D}=5 \mathrm{~V}$ |  |  | 0.8 | V |
| Input Logic High | $\mathrm{V}_{\mathrm{H}}$ | $V_{D D}=3 \mathrm{~V}$ | 2.1 |  |  | V |
| Input Logic Low | $\mathrm{V}_{\text {IL }}$ | $V_{D D}=3 \mathrm{~V}$ |  |  | 0.6 | V |
| Input Current | ILI | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ or 5 V |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| Input Capacitance | $\mathrm{Cl}_{12}$ |  |  | 5 |  | pF |
| POWER SUPPLIES |  |  |  |  |  |  |
| Power Supply Range | $V_{\text {do range }}$ |  | 2.7 |  | 5.5 | V |
| Supply Current | IDD | $\mathrm{V}_{\mathrm{IH}}=5 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V}$ |  | 3.5 | 6 | $\mu \mathrm{A}$ |
| Power Dissipation | PIISS | $\mathrm{V}_{\mathrm{H}}=5 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V}$ |  |  | 30 | $\mu \mathrm{W}$ |
| Power Supply Sensitivity | PSS | $V_{D D}=5 \mathrm{~V} \pm 10 \%$, Code $=$ midscale |  | $\pm 0.02$ | $\begin{aligned} & \pm 0.0 \\ & 8 \end{aligned}$ | \%/\% |
| DYNAMIC CHARACTERISTICS |  |  |  |  |  |  |
| Bandwidth -3 dB | BW | $\mathrm{R}_{A B}=10 \mathrm{k} \Omega / 50 \mathrm{k} \Omega / 100 \mathrm{k} \Omega$, Code $=0 \times 80$ |  | $\begin{aligned} & 600 / 100 / 4 \\ & 0 \end{aligned}$ |  | kHz |
| Total Harmonic Distortion | THDw | $\mathrm{V}_{\mathrm{A}}=1 \mathrm{Vrms}, \mathrm{V}_{\mathrm{B}}=0 \mathrm{~V}, \mathrm{f}=1 \mathrm{kHz}, \mathrm{R}_{A B}=10 \mathrm{k} \Omega$ |  | 0.1 |  | \% |
| $\mathrm{V}_{\mathrm{w}}$ Settling Time ( $10 \mathrm{k} \Omega / 50 \mathrm{k} \Omega / 100$ $\mathrm{k} \Omega$ ) | $\mathrm{ts}_{5}$ | $\mathrm{V}_{\mathrm{A}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{B}}=0 \mathrm{~V}, \pm 1 \mathrm{LSB}$ error band |  | 2 |  | $\mu \mathrm{s}$ |
| Resistor Noise Voltage Density | en_wb | $\mathrm{R}_{W B}=5 \mathrm{k} \Omega, \mathrm{R}_{S}=0$ |  | 9 |  | $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ |

[^1]
## TIMING CHARACTERISTICS—ALL VERSIONS

$\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%$, or $3 \mathrm{~V} \pm 10 \% ; \mathrm{V}_{\mathrm{A}}=\mathrm{V}_{\mathrm{DD}} ; \mathrm{V}_{\mathrm{B}}=0 \mathrm{~V} ;-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+125^{\circ} \mathrm{C}$; unless otherwise noted.
Table 3.

| Parameter | Symbol | Conditions | Min | Typ ${ }^{1}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $1^{12} \mathrm{C}$ INTERFACE TIMING CHARACTERISTICS ${ }^{10}$ (Specifications Apply to All Parts) |  |  |  |  |  |  |
| SCL Clock Frequency | $\mathrm{f}_{5 \mathrm{c}}$ |  | 0 |  | 400 | kHz |
| $\mathrm{t}_{\text {BuF }}$ Bus Free Time between STOP and START | $\mathrm{t}_{1}$ |  | 1.3 |  |  | $\mu \mathrm{s}$ |
| $t_{\text {Hd; }}^{\text {StA }}$ Hold Time (Repeated START) | $\mathrm{t}_{2}$ | After this period, the first clock pulse is generated. | 0.6 |  |  | $\mu \mathrm{s}$ |
| tıow Low Period of SCL Clock | $\mathrm{t}_{3}$ |  | 1.3 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {HIGH }}$ High Period of SCL Clock | $\mathrm{t}_{4}$ |  | 0.6 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {su;Sta }}$ Setup Time for Repeated START Condition | $\mathrm{t}_{5}$ |  | 0.6 |  |  | $\mu \mathrm{s}$ |
| thidat Data Hold Time ${ }^{11}$ | $\mathrm{t}_{6}$ |  |  |  | 0.9 | $\mu \mathrm{s}$ |
| $\mathrm{tsu}_{\text {did }}$ Data Setup Time | $\mathrm{t}_{7}$ |  | 100 |  |  | ns |
| $t_{\text {F }}$ Fall Time of Both SDA and SCL Signals | $\mathrm{t}_{8}$ |  |  |  | 300 | ns |
| $t_{\text {t }}$ Rise Time of Both SDA and SCL Signals | $\mathrm{t}_{9}$ |  |  |  | 300 | ns |
| $\mathrm{t}_{\text {su;sto }}$ Setup Time for STOP Condition | $\mathrm{t}_{10}$ |  | 0.6 |  |  | $\mu \mathrm{s}$ |

## NOTES

${ }^{1}$ Typical specifications represent average readings at $25^{\circ} \mathrm{C}$ and $\mathrm{V}_{D D}=5 \mathrm{~V}$.
${ }^{2}$ Resistor position nonlinearity error R-INL is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper positions. R-DNL measures the relative step change from ideal between successive tap positions. Parts are guaranteed monotonic.
${ }^{3} \mathrm{~V}_{\mathrm{AB}}=\mathrm{V}_{\mathrm{DD}}$, wiper (VW) $=$ no connect.
${ }^{4} I N L$ and $D N L$ are measured at $V_{w}$ with the RDAC configured as a potentiometer divider similar to a voltage output $D / A$ converter. $V_{A}=V_{D D}$ and $V_{B}=0 \mathrm{~V}$. DNL specification limits of $\pm 1$ LSB maximum are guaranteed monotonic operating conditions.
${ }^{5}$ Resistor terminals A, B, W have no limitations on polarity with respect to each other.
${ }^{6}$ Guaranteed by design and not subject to production test.
${ }^{7}$ Measured at the A terminal. The A terminal is open circuited in shutdown mode.
${ }^{8} \mathrm{P}_{\text {DISS }}$ is calculated from ( $\mathrm{l}_{D D} \times \mathrm{V}_{D D}$ ). CMOS logic level inputs result in minimum power dissipation.
${ }^{9}$ All dynamic characteristics use $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$.
${ }^{10}$ See timing diagrams for locations of measured values.
${ }^{11}$ The maximum thd:Dat must be met only if the device does not stretch the low period (tiow) of the SCL signal.

## AD5243/AD5248

## ABSOLUTE MAXIMUM RATINGS

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.

Table 4.

| Parameter | Value |
| :---: | :---: |
| $V_{\text {DD }}$ to GND | -0.3 V to +7 V |
| $\mathrm{V}_{\mathrm{A}}, \mathrm{V}_{\mathrm{B}}, \mathrm{V}_{\mathrm{W}}$ to GND | VDD |
| Terminal Current, Ax to Bx, Ax to Wx, Bx to Wx ${ }^{1}$ |  |
| Pulsed | $\pm 20 \mathrm{~mA}$ |
| Continuous | $\pm 5 \mathrm{~mA}$ |
| Digital Inputs and Output Voltage to GND | 0 V to 7 V |
| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Maximum Junction Temperature ( $\mathrm{T}_{\text {мах }}$ ) | $150^{\circ} \mathrm{C}$ |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10 sec ) | $300^{\circ} \mathrm{C}$ |
| Thermal Resistance ${ }^{2} \theta_{\mathrm{Ja}}$ : MSOP-10 | $230^{\circ} \mathrm{C} / \mathrm{W}$ |
| ${ }^{1}$ Maximum terminal current is bounded by the maximum current handling of the switches, maximum power dissipation of the package, and maximum applied voltage across any two of the $\mathrm{A}, \mathrm{B}$, and W terminals at a given resistance.${ }^{2} \text { Package power dissipation }=\left(\mathrm{T}_{\mathrm{JMAX}}-\mathrm{T}_{\mathrm{A}}\right) / \theta_{\mathrm{A}} \text {. }$ |  |
|  |  |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



Figure 3. AD5243 Pin Configuration


Figure 4. AD5248 Pin Configuration

| Table 5. AD5243 Pin Function Descriptions |  |  |
| :--- | :--- | :--- |
| Pin <br> No. | Mnemonic | Description |
| 1 | B1 | B1 Terminal. |
| 2 | A1 | A1 Terminal. |
| 3 | W2 | W2 Terminal. |
| 4 | GND | Digital Ground. |
| 5 | VDD | Positive Power Supply. |
| 6 | SCL | Serial Clock Input. Positive edge |
|  |  | triggered. |
| 7 | SDA | Serial Data Input/Output. |
| 8 | A2 | A2 Terminal. |
| 9 | B2 | B2 Terminal. |
| 10 | W1 | W1 Terminal. |


| Table 6. AD5248 Pin Function Descriptions |  |  |
| :--- | :--- | :--- |
| Pin <br> No. | Mnemonic | Description |
| 1 | B1 | B1 Terminal. |
| 2 | AD0 | Programmable Address Bit 0 for Multiple <br> Package Decoding. |
| 3 | W2 | W2 Terminal. |
| 4 | GND | Digital Ground. <br> 5 |
| 6 | Vositive Power Supply. |  |
| 7 | SCL | Serial Clock Input. Positive edge <br> triggered. |
| 8 | ADA | Serial Data Input/Output. <br> Programmable Address Bit 1 for Multiple <br> 9 |
| AD2 | Package Decoding. |  |
| 10 | W1 | B2 Terminal. |
| W1 Terminal. |  |  |

## AD5243/AD5248

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 5. R-INL vs. Code vs. Supply Voltages


Figure 6. R-DNL vs. Code vs. Supply Voltages


Figure 7. INL vs. Code vs. Temperature


Figure 8. DNL vs. Code vs. Temperature


Figure 9. INL vs. Code vs. Supply Voltages


Figure 10. DNL vs. Code vs. Supply Voltages


Figure 11. R-INL vs. Code vs. Temperature


Figure 12. R-DNL vs. Code vs. Temperature


Figure 13. Full-Scale Error vs. Temperature


Figure 14. Zero-Scale Error vs. Temperature


Figure 15. Supply Current vs. Temperature


Figure 16. Rheostat Mode Tempco $\Delta R_{w B} / \Delta T$ vs. Code

## AD5243/AD5248



Figure 17. Potentiometer Mode Tempco $\Delta V_{w B} / \Delta T$ vs. Code


Figure 18. Gain vs. Frequency vs. Code, $R_{A B}=2.5 \mathrm{k} \Omega$


Figure 19. Gain vs. Frequency vs. Code, $R_{A B}=10 \mathrm{k} \Omega$


Figure 20. Gain vs. Frequency vs. Code, $R_{A B}=50 \mathrm{k} \Omega$


04109-0-046

Figure 21. Gain vs. Frequency vs. Code, $R_{A B}=100 \mathrm{k} \Omega$


Figure 22. $-3 d B$ Bandwidth @ Code $=0 \times 80$


Figure 23. IDD vs. Input Voltage


Figure 24. Digital Feedthrough


Figure 25. Digital Crosstalk


Figure 26. Analog Crosstalk


Figure 27. Midscale Glitch, Code 0x80 to 0x7F


Figure 28. Large Signal Settling Time

## AD5243/AD5248

## TEST CIRCUITS

Figure 29 through Figure 35 illustrate the test circuits that define the test conditions used in the product specification tables.


Figure 29. Test Circuit for Potentiometer Divider Nonlinearity Error (INL, DNL)


Figure 30. Test Circuit for Resistor Position Nonlinearity Error (Rheostat Operation; R-INL, R-DNL)


Figure 31. Test Circuit for Wiper Resistance

Figure 32. Test Circuit for Power Supply Sensitivity (PSS, PSSR)



Figure 33. Test Circuit for Gain vs. Frequency


Figure 34. Test Circuit for Incremental On Resistance


Figure 35. Test Circuit for Common-Mode Leakage Current

## THEORY OF OPERATION

The AD5243/AD5248 are 256-position digitally controlled variable resistor (VR) devices.

An internal power-on preset places the wiper at midscale during power-on, which simplifies the fault condition recovery at power-up.

## PROGRAMMING THE VARIABLE RESISTOR AND VOLTAGE <br> Rheostat Operation

The nominal resistance of the RDAC between Terminals A and B is available in $2.5 \mathrm{k} \Omega, 10 \mathrm{k} \Omega, 50 \mathrm{k} \Omega$, and $100 \mathrm{k} \Omega$. The nominal resistance $\left(\mathrm{R}_{A B}\right)$ of the VR has 256 contact points accessed by the wiper terminal, plus the $B$ terminal contact. The 8 -bit data in the RDAC latch is decoded to select one of the 256 possible settings.



Figure 36. Rheostat Mode Configuration
Assuming that a $10 \mathrm{k} \Omega$ part is used, the wiper's first connection starts at the B terminal for data $0 \times 00$. Because there is a $50 \Omega$ wiper contact resistance, such a connection yields a minimum of $100 \Omega(2 \times 50 \Omega)$ resistance between Terminals W and B. The second connection is the first tap point, which corresponds to $139 \Omega\left(\mathrm{R}_{\mathrm{WB}}=\mathrm{R}_{\mathrm{AB}} / 256+2 \times \mathrm{R}_{\mathrm{W}}=39 \Omega+2 \times 50 \Omega\right)$ for data $0 x 01$. The third connection is the next tap point, representing $178 \Omega(2 \times 39 \Omega+2 \times 50 \Omega)$ for data $0 \times 02$, and so on. Each LSB data value increase moves the wiper up the resistor ladder until the last tap point is reached at $10,100 \Omega\left(\mathrm{R}_{A B}+2 \times \mathrm{R}_{\mathrm{W}}\right)$.


Figure 37. AD5243 Equivalent RDAC Circuit

The general equation determining the digitally programmed output resistance between W and B is

$$
\begin{equation*}
R_{W B}(D)=\frac{D}{256} \times R_{A B}+2 \times R_{W} \tag{1}
\end{equation*}
$$

where:
$D$ is the decimal equivalent of the binary code loaded in the 8 -bit RDAC register.
$R_{A B}$ is the end-to-end resistance.
$R_{W}$ is the wiper resistance contributed by the on resistance of the internal switch.

In summary, if $R_{A B}=10 \mathrm{k} \Omega$ and the $A$ terminal is open circuited, the following output resistance $\mathrm{R}_{\mathrm{WB}}$ is set for the indicated RDAC latch codes.

Table 7. Codes and Corresponding $\mathrm{R}_{\mathrm{wB}}$ Resistance

| $\mathbf{D}$ (Dec) | RwB $^{\boldsymbol{(} \boldsymbol{\Omega})}$ | Output State |
| :--- | :--- | :--- |
| 255 | 9,961 | Full scale (RAB -1 LSB + Rw) |
| 128 | 5,060 | Midscale |
| 1 | 139 | 1 LSB |
| 0 | 100 | Zero scale (wiper contact resistance) |

Note that, in the zero-scale condition, a finite wiper resistance of $100 \Omega$ is present. Care should be taken to limit the current flow between W and B in this state to a maximum pulse current of no more than 20 mA . Otherwise, degradation or possible destruction of the internal switch contact can occur.

Similar to the mechanical potentiometer, the resistance of the RDAC between the Wiper W and Terminal A also produces a digitally controlled complementary resistance, $\mathrm{R}_{\mathrm{wA}}$. When these terminals are used, the B terminal can be opened. Setting the resistance value for $\mathrm{R}_{\mathrm{WA}}$ starts at a maximum value of resistance and decreases as the data loaded in the latch increases in value. The general equation for this operation is

$$
\begin{equation*}
R_{W A}(D)=\frac{256-D}{256} \times R_{A B}+2 \times R_{W} \tag{2}
\end{equation*}
$$

For $R_{A B}=10 \mathrm{k} \Omega$ and the $B$ terminal open circuited, the following output resistance $R_{w A}$ is set for the indicated RDAC latch codes.

Table 8. Codes and Corresponding $R_{W A}$ Resistance

| $\mathbf{D}$ (Dec) | Rwa $^{\mathbf{( \Omega})}$ | Output State |
| :--- | :--- | :--- |
| 255 | 139 | Full scale |
| 128 | 5,060 | Midscale |
| 1 | 9,961 | 1 LSB |
| 0 | 10,060 | Zero scale |

## AD5243/AD5248

Typical device-to-device matching is process lot dependent and may vary by up to $\pm 30 \%$. Because the resistance element is processed in thin film technology, the change in $\mathrm{R}_{A B}$ with temperature has a very low $35 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ temperature coefficient.

## PROGRAMMING THE POTENTIOMETER DIVIDER Voltage Output Operation

The digital potentiometer easily generates a voltage divider at wiper-to-B and wiper-to-A proportional to the input voltage at A to $B$. Unlike the polarity of $\mathrm{V}_{\mathrm{DD}}$ to GND, which must be positive, voltage across A to $\mathrm{B}, \mathrm{W}$ to A , and W to B can be at either polarity.


Figure 38. Potentiometer Mode Configuration
If ignoring the effect of the wiper resistance for approximation, connecting the A terminal to 5 V and the B terminal to ground produces an output voltage at the wiper-to- B starting at 0 V up to 1 LSB less than 5 V . Each LSB of voltage is equal to the voltage applied across terminal AB divided by the 256 positions of the potentiometer divider. The general equation defining the output voltage at $\mathrm{V}_{\mathrm{w}}$ with respect to ground for any valid input voltage applied to terminals A and B is

$$
\begin{equation*}
V_{W}(D)=\frac{D}{256} V_{A}+\frac{256-D}{256} V_{B} \tag{3}
\end{equation*}
$$

A more accurate calculation, which includes the effect of wiper resistance, $\mathrm{V}_{\mathrm{w}}$, is

$$
\begin{equation*}
V_{W}(D)=\frac{R_{W B}(D)}{R_{A B}} V_{A}+\frac{R_{W A}(D)}{R_{A B}} V_{B} \tag{4}
\end{equation*}
$$

Operation of the digital potentiometer in the divider mode results in a more accurate operation overtemperature. Unlike the rheostat mode, the output voltage is dependent mainly on the ratio of the internal resistors $\mathrm{R}_{\mathrm{WA}}$ and $\mathrm{R}_{\mathrm{WB}}$ and not the absolute values. Therefore, the temperature drift reduces to $15 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$.

## ESD PROTECTION

All digital inputs are protected with a series of input resistors and parallel Zener ESD structures, shown in Figure 39 and Figure 40. This applies to the digital input pins SDA, SCL, AD0, and AD1 (AD5248 only).


Figure 39. ESD Protection of Digital Pins


Figure 40. ESD Protection of Resistor Terminals

## TERMINAL VOLTAGE OPERATING RANGE

The AD5243/AD5248 VDD and GND power supply defines the boundary conditions for proper 3-terminal digital potentiometer operation. Supply signals present on Terminals A, B, and W that exceed $V_{D D}$ or GND are clamped by the internal forward biased diodes (see Figure 41).


Figure 41. Maximum Terminal Voltages Set by $V_{D D}$ and GND

## POWER-UP SEQUENCE

Because the ESD protection diodes limit the voltage compliance at Terminals A, B, and W (see Figure 41), it is important to power $\mathrm{V}_{\mathrm{DD}} / \mathrm{GND}$ before applying any voltage to Terminals $\mathrm{A}, \mathrm{B}$, and W ; otherwise, the diode is forward biased such that $\mathrm{V}_{\mathrm{DD}}$ is powered unintentionally and may affect the rest of the user's circuit. The ideal power-up sequence is in the following order: GND, $V_{D D}$, digital inputs, and then $V_{A}, V_{B}$, and $V_{W}$. The relative order of powering $\mathrm{V}_{\mathrm{A}}, \mathrm{V}_{\mathrm{B}}, \mathrm{V}_{\mathrm{W}}$, and the digital inputs is not important as long as they are powered after $V_{D D} / G N D$.

## LAYOUT AND POWER SUPPLY BYPASSING

It is good practice to employ compact, minimum lead length layout design. The leads to the inputs should be as direct as possible with a minimum conductor length. Ground paths should have low resistance and low inductance.

Similarly, it is also good practice to bypass the power supplies with quality capacitors for optimum stability. Supply leads to the device should be bypassed with disk or chip ceramic capacitors of $0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$. Low ESR $1 \mu \mathrm{~F}$ to $10 \mu \mathrm{~F}$ tantalum or electrolytic capacitors should also be applied at the supplies to minimize any transient disturbance and low frequency ripple (see Figure 42). Note that the digital ground should also be joined remotely to the analog ground at one point to minimize the ground bounce.


Figure 42. Power Supply Bypassing

## CONSTANT BIAS TO RETAIN RESISTANCE SETTING

For users who desire nonvolatility but cannot justify the additional cost for the EEMEM, the AD5243/AD5248 may be considered as low cost alternatives by maintaining a constant bias to retain the wiper setting. The AD5243/AD5248 are designed specifically with low power in mind, which allows low power consumption even in battery-operated systems. The graph in Figure 43 demonstrates the power consumption from a 3.4 V 450 mAhr Li-Ion cell phone battery, which is connected to the AD5243/AD5248. The measurement over time shows that the device draws approximately $1.3 \mu \mathrm{~A}$ and consumes negligible power. Over a course of 30 days, the battery is depleted by less than $2 \%$, the majority of which is due to the intrinsic leakage current of the battery itself.


Figure 43. Battery Operating Life Depletion

This demonstrates that constantly biasing the potentiometer is not an impractical approach. Most portable devices do not require the removal of batteries for the purpose of charging. Although the resistance setting of the AD5243/AD5248 is lost when the battery needs replacement, such events occur rather infrequently such that this inconvenience is justified by the lower cost and smaller size offered by the AD5243/AD5248. If and when total power is lost, the user should be provided with a means to adjust the setting accordingly.

## EVALUATION BOARD

An evaluation board, along with all necessary software, is available to program the AD5243/AD5248 from any PC running Windows 98/2000/XP. The graphical user interface, as shown in Figure 44, is straightforward and easy to use. More detailed information is available in the user manual, which comes with the board.


Figure 44. AD5243 Evaluation Board Software
The AD5243/AD5248 start at midscale upon power-up. To increment or decrement the resistance, the user may simply move the scrollbars on the left. To write any specific value, the user should use the bit pattern in the upper screen and press the Run button. The format of writing data to the device is shown in Table 9. To read the data out from the device, the user can simply press the Read button. The format of the read bits is shown in Table 10.

## AD5243/AD5248

## I ${ }^{2} \mathrm{C}$ INTERFACE

## $I^{2} \mathrm{C}$ COMPATIBLE 2-WIRE SERIAL BUS

The 2 -wire $I^{2} \mathrm{C}$ serial bus protocol operates as follows:

1. The master initiates data transfer by establishing a START condition, which is when a high-to-low transition on the SDA line occurs while SCL is high (see Figure 46). The following byte is the slave address byte, which consists of the slave address followed by an $\mathrm{R} / \overline{\mathrm{W}}$ bit (this bit determines whether data is read from or written to the slave device). The AD5243 has a fixed slave address byte, while the AD5248 has two configurable address bits AD0 and AD1 (see Table 9).

The slave whose address corresponds to the transmitted address responds by pulling the SDA line low during the ninth clock pulse (this is termed the acknowledge bit). At this stage, all other devices on the bus remain idle while the selected device waits for data to be written to or read from its serial register. If the $\mathrm{R} / \overline{\mathrm{W}}$ bit is high, the master reads from the slave device. On the other hand, if the $\mathrm{R} / \overline{\mathrm{W}}$ bit is low, the master writes to the slave device.
2. In the write mode, the second byte is the instruction byte. The first bit (MSB) of the instruction byte is the RDAC subaddress select bit. A Logic Low selects Channel 1 and a Logic High selects Channel 2.

The second MSB, SD, is a shutdown bit. A logic high causes an open circuit at Terminal A while shorting the wiper to Terminal B. This operation yields almost $0 \Omega$ in rheostat mode or 0 V in potentiometer mode. It is important to note that the shutdown operation does not disturb the contents of the register. When brought out of shutdown, the previous setting is applied to the RDAC. Also, during shutdown, new settings can be programmed. When the part is returned from shutdown, the corresponding VR setting is applied to the RDAC.

The remainder of the bits in the instruction byte are don't care bits (see Table 9).

After acknowledging the instruction byte, the last byte in write mode is the data byte. Data is transmitted over the serial bus in sequences of nine clock pulses (eight data bits followed by an acknowledge bit). The transitions on the SDA line must occur during the low period of SCL and remain stable during the high period of SCL (see Figure 46 and Figure 47).
3. In the read mode, the data byte follows immediately after the acknowledgment of the slave address byte. Data is transmitted over the serial bus in sequences of nine clock pulses (a slight difference with the write mode, eight data bits are followed by an acknowledge bit). Similarly, the transitions on the SDA line must occur during the low period of SCL and remain stable during the high period of SCL (see Figure 48 and Figure 49).

Note that the channel of interest is the one that is previously selected in the write mode. In the case where users need to read the RDAC values of both channels, they need to program the first channel in the write mode and then change to the read mode to read the first channel value. After that, they need to change back to the write mode with the second channel selected and read the second channel value in the read mode again. It is not necessary for users to issue the Frame 3 data byte in the write mode for subsequent readback operation. Users should refer to Figure 48 and Figure 49 for the programming format.
4. After all data bits have been read or written, a STOP condition is established by the master. A STOP condition is defined as a low-to-high transition on the SDA line while SCL is high. In write mode, the master pulls the SDA line high during the tenth clock pulse to establish a STOP condition (see Figure 46 and Figure 47). In read mode, the master issues a no acknowledge for the ninth clock pulse (that is, the SDA line remains high). The master then brings the SDA line low before the tenth clock pulse, which goes high to establish a STOP condition (see Figure 48 and Figure 49).

A repeated write function gives the user flexibility to update the RDAC output a number of times after addressing and instructing the part only once. For example, after the RDAC has acknowledged its slave address and instruction bytes in the write mode, the RDAC output updates on each successive byte. If different instructions are needed, the write/read mode has to start again with a new slave address, instruction, and data byte. Similarly, a repeated read function of the RDAC is also allowed.

Table 9. Write Mode
AD5243

| S | 0 | 1 | 0 | 1 | 1 | 1 | 1 | W | A | A0 | SD | X | X | X | X | X | X | A | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | A | P |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Slave Address Byte |  |  |  |  |  |  |  |  | Instruction Byte |  |  |  |  |  |  |  |  | Data Byte |  |  |  |  |  |  |  |  |  |

## AD5248

| S | 0 | 1 | 0 | 1 | 1 | AD1 | ADO | W | A | A0 | SD | X | X | X | X | X | X | A | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | A | P |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Slave Address Byte |  |  |  |  |  |  |  |  | Instruction Byte |  |  |  |  |  |  |  |  | Data Byte |  |  |  |  |  |  |  |  |  |

Table 10. Read Mode
AD5243

| S | 0 | 1 | 0 | 1 | 1 | 1 | 1 | R | A | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | A | P |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Slave Address Byte |  |  |  |  |  |  |  |  | Data Byte |  |  |  |  |  |  |  |  |  |  |

AD5248

| S | 0 | 1 | 0 | 1 | 1 | AD1 | ADO | R | A | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | A | P |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Slave Address Byte |  |  |  |  |  |  |  |  | Data Byte |  |  |  |  |  |  |  |  |  |


| LEGEND |  |
| :--- | :--- |
| S = Start condition. | R = Read. |
| P = Stop condition. | AO = RDAC subaddress select bit. |
| A = Acknowledge. | SD = Shutdown connects wiper to B terminal and |
| X = Don't care. | open circuits A terminal. It does not change contents |
| W = Write. | of wiper register. |
| AD0, AD1 = Package pin <br> programmable address bits. | D7, D6, D5, D4, D3, D2, D1, D0 = Data bits. |



Figure 45. $1^{2}$ C Interface Detailed Timing Diagram


Figure 46. Writing to the RDAC Register-AD5243

## AD5243/AD5248



Figure 47. Writing to the RDAC Register-AD5248


Figure 48. Reading Data from a Previously Selected RDAC Register in Write Mode—AD5243


Figure 49. Reading Data from a Previously Selected RDAC Register in Write Mode—AD5248

## Multiple Devices on One Bus (Applies Only to AD5248)

Figure 50 shows four AD5248 devices on the same serial bus. Each has a different slave address, because the states of their AD0 and AD1 pins are different. This allows each device on the bus to be written to or read from independently. The master device output bus line drivers are open-drain pull-downs in a fully $\mathrm{I}^{2} \mathrm{C}$ compatible interface.


Figure 50. Multiple AD5248 Devices on One $l^{2} C$ Bus

## OUTLINE DIMENSIONS



Figure 51. 10-Lead Mini Small Outline Package [MSOP] (RM-10)
Dimensions shown in millimeters

ORDERING GUIDE

| Model | $\mathrm{R}_{\text {AB }}$ | Temperature | Package Description | Package Option | Branding |
| :---: | :---: | :---: | :---: | :---: | :---: |
| AD5243BRM2.5 | $2.5 \mathrm{k} \Omega$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | MSOP-10 | RM-10 | DOL |
| AD5243BRM2.5-RL7 | $2.5 \mathrm{k} \Omega$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | MSOP-10 | RM-10 | DOL |
| AD5243BRM10 | $10 \mathrm{k} \Omega$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | MSOP-10 | RM-10 | DOM |
| AD5243BRM10-RL7 | $10 \mathrm{k} \Omega$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | MSOP-10 | RM-10 | DOM |
| AD5243BRM50 | $50 \mathrm{k} \Omega$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | MSOP-10 | RM-10 | DON |
| AD5243BRM50-RL7 | $50 \mathrm{k} \Omega$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | MSOP-10 | RM-10 | DON |
| AD5243BRM100 | $100 \mathrm{k} \Omega$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | MSOP-10 | RM-10 | DOP |
| AD5243BRM100-RL7 | $100 \mathrm{k} \Omega$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | MSOP-10 | RM-10 | DOP |
| AD5243EVAL | See Note 1 |  | Evaluation Board |  |  |
| AD5248BRM2.5 | $2.5 \mathrm{k} \Omega$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | MSOP-10 | RM-10 | D1F |
| AD5248BRM2.5-RL7 | $2.5 \mathrm{k} \Omega$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | MSOP-10 | RM-10 | D1F |
| AD5248BRM10 | $10 \mathrm{k} \Omega$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | MSOP-10 | RM-10 | D1G |
| AD5248BRM10-RL7 | $10 \mathrm{k} \Omega$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | MSOP-10 | RM-10 | D1G |
| AD5248BRM50 | $50 \mathrm{k} \Omega$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | MSOP-10 | RM-10 | D1H |
| AD5248BRM50-RL7 | $50 \mathrm{k} \Omega$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | MSOP-10 | RM-10 | D1H |
| AD5248BRM100 | $100 \mathrm{k} \Omega$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | MSOP-10 | RM-10 | D1J |
| AD5248BRM100-RL7 | $100 \mathrm{k} \Omega$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | MSOP-10 | RM-10 | D1J |
| AD5248EVAL | See Note 1 |  | Evaluation Board |  |  |

${ }^{1}$ The evaluation board is shipped with the $10 \mathrm{k} \Omega \mathrm{R}_{\mathrm{AB}}$ resistor option; however, the board is compatible with all available resistor value options.

## AD5243/AD5248

NOTES


[^0]:    ${ }^{1}$ The terms digital potentiometer, $V R$, and RDAC are used interchangeably.

[^1]:    See notes at end of section.

